Sciweavers

1179 search results - page 12 / 236
» Relative Timing Based Verification of Timed Circuits and Sys...
Sort
View
LREC
2010
196views Education» more  LREC 2010»
14 years 11 months ago
Event Models for Historical Perspectives: Determining Relations between High and Low Level Events in Text, Based on the Classifi
In this paper, we report on a study that was performed within the "Semantics of History" project on how descriptions of historical events are realized in different types...
Agata Cybulska, Piek Vossen
FM
2009
Springer
146views Formal Methods» more  FM 2009»
14 years 7 months ago
Verifying Real-Time Systems against Scenario-Based Requirements
Abstract. We propose an approach to automatic verification of realtime systems against scenario-based requirements. A real-time system is modeled as a network of Timed Automata (TA...
Kim Guldstrand Larsen, Shuhao Li, Brian Nielsen, S...
FPGA
2004
ACM
137views FPGA» more  FPGA 2004»
15 years 2 months ago
Making visible the thermal behaviour of embedded microprocessors on FPGAs: a progress report
This paper shows a method to verifying the thermal status of complex FPGA-based circuits like microprocessors. Thus, the designer can evaluate if a particular block is working bey...
Sergio López-Buedo, Eduardo I. Boemo
ASPDAC
1998
ACM
112views Hardware» more  ASPDAC 1998»
15 years 1 months ago
Real Time Fault Injection Using Logic Emulators
A hardware based approach to Fault Emulation independent of the logic emulation system in use has been developed and is presented in this paper. Fault injection into a targetted c...
Reza Sedaghat-Maman, Erich Barke
HPCA
2009
IEEE
15 years 10 months ago
Fast complete memory consistency verification
The verification of an execution against memory consistency is known to be NP-hard. This paper proposes a novel fast memory consistency verification method by identifying a new na...
Yunji Chen, Yi Lv, Weiwu Hu, Tianshi Chen, Haihua ...