Sciweavers

1179 search results - page 67 / 236
» Relative Timing Based Verification of Timed Circuits and Sys...
Sort
View
183
Voted
ECBS
2008
IEEE
170views Hardware» more  ECBS 2008»
15 years 6 months ago
A Platform-Based Software Design Methodology for Embedded Control Systems: An Agile Toolkit
A discrete control system, with stringent hardware constraints, is effectively an embedded real-time system and hence requires a rigorous methodology to develop the software invol...
Lucas Cordeiro, Carlos Mar, Eduardo Valentin, Fabi...
CADE
2007
Springer
16 years 6 months ago
Solving Quantified Verification Conditions Using Satisfiability Modulo Theories
Abstract. First order logic provides a convenient formalism for describing a wide variety of verification conditions. Two main approaches to checking such conditions are pure first...
Yeting Ge, Clark Barrett, Cesare Tinelli
226
Voted
ICDM2
2004
Springer
196views Data Mining» more  ICDM2 2004»
15 years 11 months ago
An Early Warning System for Vehicle Related Quality Data
Vehicle production audit tests, warranty claims and car control unit data are stored in a central data warehouse for data mining analysis. Neural network based part failure rate es...
Matthias Grabert, Markus Prechtel, Tomas Hrycej, W...
COMPSAC
2008
IEEE
16 years 19 days ago
A Probabilistic Attacker Model for Quantitative Verification of DoS Security Threats
This work introduces probabilistic model checking as a viable tool-assisted approach for systematically quantifying DoS security threats. The proposed analysis is based on a proba...
Stylianos Basagiannis, Panagiotis Katsaros, Andrew...
DAC
2004
ACM
16 years 7 months ago
A SAT-based algorithm for reparameterization in symbolic simulation
Parametric representations used for symbolic simulation of circuits usually use BDDs. After a few steps of symbolic simulation, state set representation is converted from one para...
Pankaj Chauhan, Edmund M. Clarke, Daniel Kroening