Sciweavers

615 search results - page 97 / 123
» Relatively inertial delays
Sort
View
FPGA
2008
ACM
163views FPGA» more  FPGA 2008»
15 years 1 months ago
TORCH: a design tool for routing channel segmentation in FPGAs
A design tool for routing channel segmentation in islandstyle FPGAs is presented. Given the FPGA architecture parameters and a set of benchmark designs, the tool optimizes routing...
Mingjie Lin, Abbas El Gamal
FPL
2008
Springer
143views Hardware» more  FPL 2008»
15 years 1 months ago
Fast toggle rate computation for FPGA circuits
This paper presents a fast and scalable method of computing signal toggle rate in FPGA-based circuits. Our technique is a vectorless estimation technique, which can be used in a C...
Tomasz S. Czajkowski, Stephen Dean Brown
FPL
2008
Springer
110views Hardware» more  FPL 2008»
15 years 1 months ago
Metawire: Using FPGA configuration circuitry to emulate a Network-on-Chip
While there have been many reported implementations of Networks-on-Chip (NoCs) on FPGAs, they have not seen the same acceptance as NoCs on ASICs. One reason is that communication ...
Matthew Shelburne, Cameron Patterson, Peter Athana...
ISLPED
2007
ACM
92views Hardware» more  ISLPED 2007»
15 years 1 months ago
Variable-latency adder (VL-adder): new arithmetic circuit design practice to overcome NBTI
Negative bias temperature instability (NBTI) has become a dominant reliability concern for nanoscale PMOS transistors. In this paper, we propose variable-latency adder (VL-adder) ...
Yiran Chen, Hai Li, Jing Li, Cheng-Kok Koh
IM
2007
15 years 1 months ago
Capacity and Performance Overhead in Dynamic Resource Allocation to Virtual Containers
—Today’s enterprise data centers are shifting towards a utility computing model where many business critical applications share a common pool of infrastructure resources that o...
Zhikui Wang, Xiaoyun Zhu, Pradeep Padala, Sharad S...