Sciweavers

37 search results - page 6 / 8
» Reliability evaluation of combinational logic circuits by sy...
Sort
View
GLVLSI
2007
IEEE
158views VLSI» more  GLVLSI 2007»
14 years 11 months ago
RT-level vector selection for realistic peak power simulation
We present a vector selection methodology for estimating the peak power dissipation in a CMOS logic circuit. The ultimate goal is to combine the speed of RT-level simulation with ...
Chia-Chien Weng, Ching-Shang Yang, Shi-Yu Huang
HYBRID
1999
Springer
15 years 1 months ago
An Overview of Hybrid Simulation Phenomena and Their Support by Simulation Packages
Continuous system dynamics can be described by, possibly large, systems of di erential equations. These can be either ordinary di erential equations (ODEs) or contain algebraic con...
Pieter J. Mosterman
ICCAD
1997
IEEE
137views Hardware» more  ICCAD 1997»
15 years 1 months ago
Optimization techniques for high-performance digital circuits
The relentless push for high performance in custom digital circuits has led to renewed emphasis on circuit optimization or tuning. The parameters of the optimization are typically...
Chandramouli Visweswariah
ICCD
2004
IEEE
138views Hardware» more  ICCD 2004»
15 years 6 months ago
A Novel Low-Power Scan Design Technique Using Supply Gating
— Reduction in test power is important to improve battery life in portable devices employing periodic self-test, to increase reliability of testing and to reduce test-cost. In sc...
Swarup Bhunia, Hamid Mahmoodi-Meimand, Saibal Mukh...
ICC
2007
IEEE
153views Communications» more  ICC 2007»
15 years 3 months ago
Mapping for Iterative MMSE-SIC with Belief Propagation
Abstract— In Multiple-Input Multiple-Output (MIMO) wireless systems, since different signals are transmitted by different antennas simultaneously, interference occurs between the...
Satoshi Gounai, Tomoaki Ohtsuki