174 search results - page 20 / 35 » Reliability-Centric High-Level Synthesis |
142
click to vote
DSD
2010
IEEE
14 years 10 months ago
2010
IEEE
Reconfigurable FPGA based Systems-on-Chip (SoC) architectures are increasingly becoming the preferred solution for implementing modern embedded systems, due to their flexible natur...
ISSS
1996
IEEE
15 years 4 months ago
1996
IEEE
In this paper we discuss, what breakpoints in Source Level Emulationa are, how we can work with them and how we have to change the cicuit generated by high level synthesis to do s...
ICCAD
1994
IEEE
15 years 4 months ago
1994
IEEE
As device feature size decreases, interconnection delay becomes the dominating factor of system performance. Thus it is important that accurate physical information is used during...
117
click to vote
ASPDAC
2001
ACM
15 years 4 months ago
2001
ACM
Asynchronous, self-timed, logic is often eschewed in digital design because of its ad-hoc methodologies and lack of available design tools. This paper describes a complete High Le...
121
click to vote
CCL
1994
Springer
15 years 4 months ago
1994
Springer
Abstract: This paper describes the application of CLP (constraint logic programming) to several digital circuit design problems. It is shown that logic programming together with ef...