Sciweavers

174 search results - page 25 / 35
» Reliability-Centric High-Level Synthesis
Sort
View
120
Voted
DATE
2002
IEEE
206views Hardware» more  DATE 2002»
15 years 5 months ago
Accurate Area and Delay Estimators for FPGAs
We present an area and delay estimator in the context of a compiler that takes in high level signal and image processing applications described in MATLAB and performs automatic de...
Anshuman Nayak, Malay Haldar, Alok N. Choudhary, P...
107
Voted
RE
1997
Springer
15 years 4 months ago
Requirements Models in Context
The field of requirements engineering emerges out of tradition of research and engineering practice that stresses rtance of generalizations and abstractions. abstraction is essent...
Colin Potts
ICCAD
1997
IEEE
144views Hardware» more  ICCAD 1997»
15 years 4 months ago
Partial scan delay fault testing of asynchronous circuits
Asynchronous circuits operate correctly only under timing assumptions. Hence testing those circuits for delay faults is crucial. This paper describes a three-step method to detect...
Michael Kishinevsky, Alex Kondratyev, Luciano Lava...
101
Voted
FMCAD
2007
Springer
15 years 4 months ago
Transaction Based Modeling and Verification of Hardware Protocols
Modeling hardware through atomic guard/action transitions with interleaving semantics is popular, owing to the conceptual clarity of modeling and verifying the high level behavior ...
Xiaofang Chen, Steven M. German, Ganesh Gopalakris...
106
Voted
COST
2008
Springer
122views Multimedia» more  COST 2008»
15 years 2 months ago
Articulatory Speech Re-synthesis: Profiting from Natural Acoustic Speech Data
The quality of static phones (e.g. vowels, fricatives, nasals, laterals) generated by articulatory speech synthesizers has reached a high level in the last years. Our goal is to ex...
Dominik Bauer, Jim Kannampuzha, Bernd J. Krög...