Sciweavers

2605 search results - page 316 / 521
» Reliability-aware scalability models for high performance co...
Sort
View
DSD
2003
IEEE
138views Hardware» more  DSD 2003»
15 years 10 months ago
A Two-step Genetic Algorithm for Mapping Task Graphs to a Network on Chip Architecture
Network on Chip (NoC) is a new paradigm for designing core based System on Chip which supports high degree of reusability and is scalable. In this paper we describe an efficient t...
Tang Lei, Shashi Kumar
SBCCI
2003
ACM
213views VLSI» more  SBCCI 2003»
15 years 10 months ago
Algorithms and Tools for Network on Chip Based System Design
Network on Chip (NoC) is a new paradigm for designing core based System on Chips. It supports high degree of reusability and is scalable. In this paper, an efficient Two-Step Gene...
Tang Lei, Shashi Kumar
143
Voted
CIKM
2009
Springer
15 years 9 months ago
Query processing of massive trajectory data based on mapreduce
With the development of positioning technologies and the boosting deployment of inexpensive location-aware sensors, large volumes of trajectory data have emerged. However, efficie...
Qiang Ma, Bin Yang 0002, Weining Qian, Aoying Zhou
SIGMOD
2000
ACM
121views Database» more  SIGMOD 2000»
15 years 9 months ago
WebView Materialization
A WebView is a web page automatically created from base data typically stored in a DBMS. Given the multi-tiered architecture behind database-backed web servers, we have the option...
Alexandros Labrinidis, Nick Roussopoulos
MASCOTS
2007
15 years 6 months ago
A Novel Flow Control Scheme for Best Effort Traffic in NoC Based on Source Rate Utility Maximization
—Advances in semiconductor technology, has enabled designers to put complex, massively parallel multiprocessor systems on a single chip. Network on Chip (NoC) that supports high ...
Mohammad Sadegh Talebi, Fahimeh Jafari, Ahmad Khon...