Sciweavers

1311 search results - page 132 / 263
» Remarks on Hardware Implementation of Image Processing Algor...
Sort
View
JGTOOLS
2008
168views more  JGTOOLS 2008»
15 years 3 months ago
Efficient, High-Quality Bayer Demosaic Filtering on GPUs
This paper describes a series of optimizations for implementing the high-quality Malvar-He-Cutler Bayer demosaicing filter on a GPU in OpenGL. Applying this filter is the first st...
Morgan McGuire
146
Voted
ICCAD
1996
IEEE
106views Hardware» more  ICCAD 1996»
15 years 7 months ago
Heterogeneous built-in resiliency of application specific programmable processors
Abstract - Using the exibility provided by multiple functionalities we have developed a new approach for permanent fault-tolerance: Heterogeneous BuiltIn-Resiliency (HBIR). HBIR p...
Kyosun Kim, Ramesh Karri, Miodrag Potkonjak
ISSS
1995
IEEE
117views Hardware» more  ISSS 1995»
15 years 7 months ago
Scheduling and resource binding for low power
Decisions taken at the earliest steps of the design process may have a significantimpact on the characteristics of the final implementation. This paper illustrates how power con...
Enric Musoll, Jordi Cortadella
96
Voted
IJCNN
2000
IEEE
15 years 7 months ago
Design and Evaluation of Neural Networks for Coin Recognition by Using GA and SA
In this paper, we propose a method to design a neural network(NN) by using a genetic algorithm(GA) and simulated annealing(SA). And also, in order to demonstrate the effectivenes...
Yasue Mitsukura, Minoru Fukumi, Norio Akamatsu
DATE
2008
IEEE
148views Hardware» more  DATE 2008»
15 years 10 months ago
Automated Dynamic Throughput-constrained Structural-level Pipelining in Streaming Applications
Stream processing applications such as image signal processing demand high throughput. However, customers increasingly demand runtime flexibility in their designs, which cannot b...
Mark Muir, Tughrul Arslan, Iain Lindsay