Sciweavers

536 search results - page 62 / 108
» Reusing Models of Different Abstraction Levels
Sort
View
CAL
2007
14 years 10 months ago
Explaining Dynamic Cache Partitioning Speed Ups
Abstract— Cache Partitioning has been proposed as an interesting alternative to traditional eviction policies of shared cache levels in modern CMP architectures: throughput is im...
Miquel Moretó, Francisco J. Cazorla, Alex R...
VLSID
2007
IEEE
154views VLSI» more  VLSID 2007»
15 years 10 months ago
Model Based Test Generation for Microprocessor Architecture Validation
Functional validation of microprocessors is growing in complexity in current and future microprocessors. Traditionally, the different components (or validation collaterals) used i...
Sreekumar V. Kodakara, Deepak Mathaikutty, Ajit Di...
FDL
2005
IEEE
15 years 3 months ago
Incorporating SystemC in Analog/Mixed-Signal Design Flow
In today’s flows, there is still a gap between system level description and hardware implementation, especially for analog/RF building blocks. SystemC-AMS or co-simulations have...
Patrick Birrer, Walter Hartong
IUI
2003
ACM
15 years 3 months ago
Tool support for designing nomadic applications
Model-based approaches can be useful when designing nomadic applications, which can be accessed through multiple interaction s. Various models and levels of abstraction can be con...
Giulio Mori, Fabio Paternò, Carmen Santoro
AIED
2005
Springer
15 years 3 months ago
Tradeoff analysis between knowledge assessment approaches
Abstract: The problem of modeling and assessing an individual’s ability level is central to learning environments. Numerous approaches exists to this end. Computer Adaptive Testi...
Michel Desmarais, Shunkai Fu, Xiaoming Pu