Sciweavers

6149 search results - page 1171 / 1230
» Revealing the programming process
Sort
View
110
Voted
CF
2009
ACM
15 years 7 months ago
Core monitors: monitoring performance in multicore processors
As we reach the limits of single-core computing, we are promised more and more cores in our systems. Modern architectures include many performance counters per core, but few or no...
Paul E. West, Yuval Peress, Gary S. Tyson, Sally A...
SIGMETRICS
2009
ACM
126views Hardware» more  SIGMETRICS 2009»
15 years 7 months ago
Self-adaptive admission control policies for resource-sharing systems
We consider the problem of admission control in resource sharing systems, such as web servers and transaction processing systems, when the job size distribution has high variabili...
Varun Gupta, Mor Harchol-Balter
126
Voted
CGO
2008
IEEE
15 years 7 months ago
Cole: compiler optimization level exploration
Modern compilers implement a large number of optimizations which all interact in complex ways, and which all have a different impact on code quality, compilation time, code size,...
Kenneth Hoste, Lieven Eeckhout
101
Voted
ICPP
2008
IEEE
15 years 7 months ago
Enabling Streaming Remoting on Embedded Dual-Core Processors
Dual-core processors (and, to an extent, multicore processors) have been adopted in recent years to provide platforms that satisfy the performance requirements of popular multimed...
Kun-Yuan Hsieh, Yen-Chih Liu, Po-Wen Wu, Shou-Wei ...
93
Voted
IEEEPACT
2008
IEEE
15 years 7 months ago
Scalable and reliable communication for hardware transactional memory
In a hardware transactional memory system with lazy versioning and lazy conflict detection, the process of transaction commit can emerge as a bottleneck. This is especially true ...
Seth H. Pugsley, Manu Awasthi, Niti Madan, Naveen ...
« Prev « First page 1171 / 1230 Last » Next »