Sciweavers

7262 search results - page 1367 / 1453
» Reversible Computer Hardware
Sort
View
169
Voted
IPPS
2006
IEEE
16 years 5 days ago
GPU-ABiSort: optimal parallel sorting on stream architectures
In this paper, we present a novel approach for parallel sorting on stream processing architectures. It is based on adaptive bitonic sorting. For sorting n values utilizing p strea...
Alexander Greß, Gabriel Zachmann
160
Voted
ISCAS
2006
IEEE
112views Hardware» more  ISCAS 2006»
16 years 5 days ago
Silicon neurons that inhibit to synchronize
Abstract—We present a silicon neuron that uses shunting inhibition (conductance-based) with a synaptic rise-time to achieve synchrony. Synaptic rise-time promotes synchrony by de...
John V. Arthur, Kwabena Boahen
MOBIWAC
2006
ACM
16 years 3 days ago
Evaluation of multi-radio extensions to AODV for wireless mesh networks
Due to their self-configuring and self-healing capabilities, as well as their low equipment and deployment cost, Wireless Mesh Networks (WMNs) based on commodity hardware present...
Asad Amir Pirzada, Marius Portmann, Jadwiga Induls...
CLUSTER
2005
IEEE
15 years 11 months ago
Memory Management Support for Multi-Programmed Remote Direct Memory Access (RDMA) Systems
Current operating systems offer basic support for network interface controllers (NICs) supporting remote direct memory access (RDMA). Such support typically consists of a device d...
Kostas Magoutis
ICPPW
2005
IEEE
15 years 11 months ago
Speculative Parallel Threading Architecture and Compilation
Thread-level speculation is a technique that brings thread-level parallelism beyond the data-flow limit by executing a piece of code ahead of time speculatively before all its inp...
Xiao-Feng Li, Zhao-Hui Du, Chen Yang, Chu-Cheow Li...
« Prev « First page 1367 / 1453 Last » Next »