7262 search results - page 1378 / 1453 » Reversible Computer Hardware |
131
Voted
IPPS
1999
IEEE
15 years 6 months ago
1999
IEEE
The rapid progress in high-performance microprocessor design has made it di cult to adapt real-time scheduling results to new models of microprocessor hardware, thus leaving an un...
109
Voted
ICS
1999
Tsinghua U.
15 years 6 months ago
1999
Tsinghua U.
Current high-end parallel systems achieve low-latency, highbandwidth network communication through the use of aggressive design techniques and expensive mechanical and electrical ...
134
Voted
ICS
1999
Tsinghua U.
15 years 6 months ago
1999
Tsinghua U.
—This paper explores the use of compiler optimizations which optimize the layout of instructions in memory. The target is to enable the code to make better use of the underlying ...
113
Voted
ICS
1999
Tsinghua U.
15 years 6 months ago
1999
Tsinghua U.
This paper proposes a novel way to use virtual memorymapped communication (VMMC) to reduce the failover time on clusters. With the VMMC model, applications’ virtual address spac...
132
click to vote
HPDC
1997
IEEE
15 years 6 months ago
1997
IEEE
This paper presents a novel networking architecture designed for communication intensive parallel applications running on clusters of workstations (COWs) connected by highspeed ne...