Sciweavers

7262 search results - page 1400 / 1453
» Reversible Computer Hardware
Sort
View
CAV
2009
Springer
133views Hardware» more  CAV 2009»
15 years 10 months ago
Cardinality Abstraction for Declarative Networking Applications
ity Abstraction for Declarative Networking Applications Juan A. Navarro P?erez, Andrey Rybalchenko, and Atul Singh Max Planck Institute for Software Systems (MPI-SWS) Declarative N...
Andrey Rybalchenko, Atul Singh, Juan Antonio Navar...
MOBIHOC
2009
ACM
15 years 10 months ago
Experimental characterization of sectorized antennas in dense 802.11 wireless mesh networks
Sectorized antennas can increase wireless network capacity through greater spatial reuse. Despite their increasing popularity, their real-world performance characteristics in dens...
Anand Prabhu Subramanian, Henrik Lundgren, Theodor...
VLSID
2004
IEEE
170views VLSI» more  VLSID 2004»
15 years 10 months ago
On-chip networks: A scalable, communication-centric embedded system design paradigm
As chip complexity grows, design productivity boost is expected from reuse of large parts and blocks of previous designs with the design effort largely invested into the new parts...
Jörg Henkel, Srimat T. Chakradhar, Wayne Wolf
VLSID
2002
IEEE
78views VLSI» more  VLSID 2002»
15 years 10 months ago
Optimization of Test Accesses with a Combined BIST and External Test Scheme
External pins for test are precious hardware resources because this number is strongly restricted. Cores are tested via test access mechanisms (TAMs) such as a test bus architectu...
Makoto Sugihara, Hiroto Yasuura
VLSID
2001
IEEE
164views VLSI» more  VLSID 2001»
15 years 10 months ago
An Efficient Parallel Transparent Bist Method For Multiple Embedded Memory Buffers
In this paper, we propose a new transparent built-in self-test ( TBIST ) method to test multiple embedded memory arrays with various sizes in parallel. First, a new transparent tes...
Der-Cheng Huang, Wen-Ben Jone, Sunil R. Das
« Prev « First page 1400 / 1453 Last » Next »