7262 search results - page 1416 / 1453 » Reversible Computer Hardware |
100
click to vote
IEEEPACT
2006
IEEE
15 years 3 months ago
2006
IEEE
Transactional memory is an attractive design concept for scalable multiprocessors because it offers efficient lock-free synchronization and greatly simplifies parallel software....
IEEEPACT
2006
IEEE
15 years 3 months ago
2006
IEEE
This paper presents an automated performance tuning solution, which partitions a program into a number of tuning sections and finds the best combination of compiler options for e...
IEEEPACT
2006
IEEE
15 years 3 months ago
2006
IEEE
Packet forwarding is a memory-intensive application requiring multiple accesses through a trie structure. The efficiency of a cache for this application critically depends on the ...
IEEEPACT
2006
IEEE
15 years 3 months ago
2006
IEEE
Modern out-of-order processors with non-blocking caches exploit Memory-Level Parallelism (MLP) by overlapping cache misses in a wide instruction window. The exploitation of MLP, h...
IISWC
2006
IEEE
15 years 3 months ago
2006
IEEE
— Understanding the behavior of emerging workloads is important for designing next generation microprocessors. For addressing this issue, computer architects and performance anal...