Sciweavers

7262 search results - page 402 / 1453
» Reversible Computer Hardware
Sort
View
CHES
1999
Springer
104views Cryptology» more  CHES 1999»
15 years 8 months ago
A Scalable Architecture for Montgomery Multiplication
Abstract. This paper describes the methodology and design of a scalable Montgomery multiplication module. There is no limitation on the maximum number of bits manipulated by the mu...
Alexandre F. Tenca, Çetin Kaya Koç
143
Voted
WSCG
2003
177views more  WSCG 2003»
15 years 5 months ago
An Architecture for Hierarchical Collision Detection
We present novel algorithms for efficient hierarchical collision detection and propose a hardware architecture for a single-chip accelerator. We use a hierarchy of bounding volum...
Gabriel Zachmann, Günter Knittel
130
Voted
EGH
2005
Springer
15 years 9 months ago
Split-plane shadow volumes
We present a novel method for rendering shadow volumes. The core idea of the method is to locally choose between Z-pass and Z-fail algorithms on a per-tile basis. The choice is ma...
Samuli Laine
IPPS
2003
IEEE
15 years 9 months ago
A Message Passing Interface Library for Inhomogeneous Coupled Clusters
Clusters of PC containing mostly general purpose hardware have become more and more usable for high performance computing tasks in the past few years. Clustering existing systems ...
Martin Pöppe, Silke Schuch, Thomas Bemmerl
ISSS
2002
IEEE
106views Hardware» more  ISSS 2002»
15 years 9 months ago
Modeling Assembly Instruction Timing in Superscalar Architectures
This paper proposes an original model of the execution time of assembly instructions in superscalar architectures. The approach is based on a rigorous mathematical model and provi...
William Fornaciari, Vito Trianni, Carlo Brandolese...