Sciweavers

7262 search results - page 406 / 1453
» Reversible Computer Hardware
Sort
View
ERSA
2009
129views Hardware» more  ERSA 2009»
15 years 2 months ago
Data path Configuration Time Reduction for Run-time Reconfigurable Systems
- The FPGA (re)configuration is a time-consuming process and a bottleneck in FPGA-based Run-Time Reconfigurable (RTR) systems. In this paper, we present a High Level Synthesis (HLS...
Mahmood Fazlali, Ali Zakerolhosseini, Mojtaba Sabe...
FPL
2011
Springer
233views Hardware» more  FPL 2011»
14 years 3 months ago
Compact CLEFIA Implementation on FPGAS
In this paper two compact hardware structures for the computation of the CLEFIA encryption algorithm are presented. One structure based on the existing state of the art and a nove...
Paulo Proenca, Ricardo Chaves
ASAP
2007
IEEE
157views Hardware» more  ASAP 2007»
15 years 8 months ago
Automatic Generation and Optimisation of Reconfigurable Financial Monte-Carlo Simulations
Monte-Carlo simulations are used in many applications, such as option pricing and portfolio evaluation. Due to their high computational load and intrinsic parallelism, they are id...
David B. Thomas, Jacob A. Bower, Wayne Luk
CODES
2007
IEEE
15 years 8 months ago
Energy efficient co-scheduling in dynamically reconfigurable systems
Energy consumption is a major issue in dynamically reconfigurable systems because of the high power requirements during repeated configurations. Hardware designs employ low power ...
Pao-Ann Hsiung, Pin-Hsien Lu, Chih-Wen Liu
DATE
2009
IEEE
112views Hardware» more  DATE 2009»
15 years 11 months ago
Finite Precision bit-width allocation using SAT-Modulo Theory
This paper explores the use of SAT-Modulo Theory in determination of bit-widths for finite precision implementation of numerical calculations, specifically in the context of sci...
Adam B. Kinsman, Nicola Nicolici