Sciweavers

7262 search results - page 442 / 1453
» Reversible Computer Hardware
Sort
View
DAC
2005
ACM
16 years 5 months ago
Power emulation: a new paradigm for power estimation
In this work, we propose a new paradigm called power emulation, which exploits hardware acceleration to drastically speedup power estimation. Power emulation is based on the obser...
Joel Coburn, Srivaths Ravi, Anand Raghunathan
ASAP
2008
IEEE
146views Hardware» more  ASAP 2008»
15 years 11 months ago
A multi-FPGA application-specific architecture for accelerating a floating point Fourier Integral Operator
Many complex systems require the use of floating point arithmetic that is exceedingly time consuming to perform on personal computers. However, floating point operators are also h...
Jason Lee, Lesley Shannon, Matthew J. Yedlin, Gary...
DSN
2008
IEEE
15 years 11 months ago
SymPLFIED: Symbolic program-level fault injection and error detection framework
This paper introduces SymPLFIED, a program-level framework which allows specification of arbitrary error detectors and the verification of their efficacy against hardware errors. ...
Karthik Pattabiraman, Nithin Nakka, Zbigniew Kalba...
ICDCS
2008
IEEE
15 years 11 months ago
Strong WORM
We introduce a Write-Once Read-Many (WORM) storage system providing strong assurances of data retention and compliant migration, by leveraging trusted secure hardware in close dat...
Radu Sion
134
Voted
ISPD
2006
ACM
126views Hardware» more  ISPD 2006»
15 years 10 months ago
Noise driven in-package decoupling capacitor optimization for power integrity
The existing decoupling capacitance optimization approaches meet constraints on input impedance for package. In this paper, we show that using impedance as constraints leads to la...
Jun Chen, Lei He