Sciweavers

7262 search results - page 482 / 1453
» Reversible Computer Hardware
Sort
View
DATE
2002
IEEE
103views Hardware» more  DATE 2002»
15 years 9 months ago
Communication Mechanisms for Parallel DSP Systems on a Chip
We consider the implication of deep sub-micron VLSI technology on the design of communication frameworks for parallel DSP systems-on-chip. We assert that distributed data transfer...
Joseph Williams, Nevin Heintze, Bryan D. Ackland
DATE
2002
IEEE
158views Hardware» more  DATE 2002»
15 years 9 months ago
Congestion Estimation with Buffer Planning in Floorplan Design
In this paper, we study and implement a routabilitydriven floorplanner with buffer block planning. It evaluates the routability of a floorplan by computing the probability that ...
Wai-Chiu Wong, Chiu-Wing Sham, Evangeline F. Y. Yo...
DSD
2002
IEEE
86views Hardware» more  DSD 2002»
15 years 9 months ago
Using Formal Tools to Study Complex Circuits Behaviour
We use a formal tool to extract Finite State Machines (FSM) based representations (lists of states and transitions) of sequential circuits described by flip-flops and gates. The...
Paul Amblard, Fabienne Lagnier, Michel Lévy
EH
2002
IEEE
161views Hardware» more  EH 2002»
15 years 9 months ago
An Immunochip Architecture and Its Emulation
The paper proposes an architecture for building immunochips and provides a mathematical framework in describing some of its operations using the concepts of proteins and immune ne...
Alexander O. Tarakanov, Dipankar Dasgupta
ITC
2002
IEEE
102views Hardware» more  ITC 2002»
15 years 9 months ago
Fault Grading FPGA Interconnect Test Configurations
Conventional fault simulation techniques for FPGAs are very complicated and time consuming. The other alternative, FPGA fault emulation technique, is incomplete, and can be used o...
Mehdi Baradaran Tahoori, Subhasish Mitra, Shahin T...