Sciweavers

7262 search results - page 487 / 1453
» Reversible Computer Hardware
Sort
View
DATE
1997
IEEE
86views Hardware» more  DATE 1997»
15 years 9 months ago
Highly scalable parallel parametrizable architecture of the motion estimator
In this paper a parametrizable architecture of a motion estimator (ME) is presented. The ME is designed as a generic full pixel calculation module which can be adopted for di eren...
Radim Cmar, Serge Vernalde
ASAP
1996
IEEE
94views Hardware» more  ASAP 1996»
15 years 9 months ago
A New Euclidean Division Algorithm For Residue Number Systems
We propose in this paper a new algorithm and architecture for performing divisions in residue number systems. Our algorithm is suitable for residue number systems with large modul...
Jean-Claude Bajard, Laurent-Stéphane Didier...
ICCAD
1996
IEEE
95views Hardware» more  ICCAD 1996»
15 years 9 months ago
Semi-analytical techniques for substrate characterization in the design of mixed-signal ICs
A number of methods are presentedfor highly efficient calculation of substratecurrenttransport. A three-dimensionalGreen'sFunction based substrate representation, in combinat...
Edoardo Charbon, Ranjit Gharpurey, Alberto L. Sang...
128
Voted
EUROCAST
1997
Springer
85views Hardware» more  EUROCAST 1997»
15 years 9 months ago
Turing Universality of Neural Nets (Revisited)
We show how to use recursive function theory to prove Turing universality of finite analog recurrent neural nets, with a piecewise linear sigmoid function as activation function. W...
João Pedro Guerreiro Neto, Hava T. Siegelma...
129
Voted
ICCAD
1994
IEEE
82views Hardware» more  ICCAD 1994»
15 years 9 months ago
A timing analysis algorithm for circuits with level-sensitive latches
For a logic design with level-sensitive latches, we need to validate timing signal paths which may flush through several latches. We developed efficient algorithms based on the mo...
Jin-fuw Lee, Donald T. Tang, C. K. Wong