7262 search results - page 612 / 1453 » Reversible Computer Hardware |
181
click to vote
ATS
2001
IEEE
15 years 10 months ago
2001
IEEE
Testing embedded cores in a System-on-a-chip necessitates the use of a Test Access Mechanism, which provides for transportation of the test data between the chip and the core I/Os...
155
click to vote
FPL
2000
Springer
15 years 10 months ago
2000
Springer
Abstract. In this paper we outline a procedure to determine appropriate partitioning of programmable logic and interconnect area to minimize overall device area across a broad rang...
161
click to vote
IWMM
2000
Springer
15 years 10 months ago
2000
Springer
This paper explains a technique that integrates conservative garbage collection on top of general memory allocators. This is possible by using two data structures named malloc-tab...
195
click to vote
ASAP
1997
IEEE
15 years 10 months ago
1997
IEEE
This paper reviews a set of techniques for compiling dataflow-based, graphical programs for embedded signal processing applications into efficient implementations on programmable ...
155
click to vote
ASYNC
1997
IEEE
15 years 10 months ago
1997
IEEE
This paper presents new timing analysis algorithms for efficient state space exploration during timed circuit synthesis. Timed circuits are a class of asynchronous circuits that i...