Sciweavers

1183 search results - page 208 / 237
» Risk Management with Benchmarking
Sort
View
MICRO
2009
IEEE
134views Hardware» more  MICRO 2009»
15 years 6 months ago
A case for dynamic frequency tuning in on-chip networks
Performance and power are the first order design metrics for Network-on-Chips (NoCs) that have become the de-facto standard in providing scalable communication backbones for mult...
Asit K. Mishra, Reetuparna Das, Soumya Eachempati,...
SYSTOR
2009
ACM
15 years 6 months ago
DHIS: discriminating hierarchical storage
A typical storage hierarchy comprises of components with varying performance and cost characteristics, providing multiple options for data placement. We propose and evaluate a hie...
Chaitanya Yalamanchili, Kiron Vijayasankar, Erez Z...
ASAP
2007
IEEE
133views Hardware» more  ASAP 2007»
15 years 6 months ago
GISP: A Transparent Superpage Support Framework for Linux
Though all of the current main-stream OSs have supported superpage to some extent, most of them need runtime information provided by applications, simulator or other tools. Transp...
Ning Qu, Yansong Zheng, Wei Cao, Xu Cheng
CGO
2007
IEEE
15 years 6 months ago
Persistent Code Caching: Exploiting Code Reuse Across Executions and Applications
Run-time compilation systems are challenged with the task of translating a program’s instruction stream while maintaining low overhead. While software managed code caches are ut...
Vijay Janapa Reddi, Dan Connors, Robert Cohn, Mich...
ISCA
2007
IEEE
168views Hardware» more  ISCA 2007»
15 years 6 months ago
Limiting the power consumption of main memory
The peak power consumption of hardware components affects their power supply, packaging, and cooling requirements. When the peak power consumption is high, the hardware components...
Bruno Diniz, Dorgival Olavo Guedes Neto, Wagner Me...