468 search results - page 47 / 94 » Runtime Optimization of Application Level Communication Patt... |
136
click to vote
EUROPAR
2009
Springer
15 years 8 months ago
2009
Springer
We consider a multi-processor system-on-chip destined for streaming applications. An application is composed of one input and one output queue and in-between, several levels of ide...
143
Voted
TCAD
2008
15 years 4 months ago
2008
Abstract--Multimedia and DSP applications have several computationally intensive kernels which are often offloaded and accelerated by application-specific hardware. This paper pres...
145
Voted
CCGRID
2006
IEEE
15 years 10 months ago
2006
IEEE
This paper describes the integration of the High Level Architecture (HLA), an IEEE standard for distributed interactive simulation, with a scientific software package (Scilab) and...
132
click to vote
DAC
2004
ACM
16 years 5 months ago
2004
ACM
timing analysis tools to replace standard deterministic static timing analyzers whereas [8,27] develop approaches for the statistical estimation of leakage power considering within...
136
Voted
IPPS
2009
IEEE
15 years 11 months ago
2009
IEEE
In this paper, we present a methodology for profiling parallel applications executing on the IBM PowerXCell 8i (commonly referred to as the “Cell” processor). Specifically, we...