Sciweavers

108 search results - page 19 / 22
» SCOC3: a space computer on a chip
Sort
View
80
Voted
GLVLSI
2010
IEEE
164views VLSI» more  GLVLSI 2010»
15 years 2 months ago
Performance and energy trade-offs analysis of L2 on-chip cache architectures for embedded MPSoCs
On-chip memory organization is one of the most important aspects that can influence the overall system behavior in multiprocessor systems. Following the trend set by high-perform...
Mohamed M. Sabry, Martino Ruggiero, Pablo Garcia D...
CF
2010
ACM
15 years 2 months ago
Load balancing using dynamic cache allocation
Supercomputers need a huge budget to be built and maintained. To maximize the usage of their resources, application developers spend time to optimize the code of the parallel appl...
Miquel Moretó, Francisco J. Cazorla, Rizos ...
71
Voted
VLSID
2008
IEEE
117views VLSI» more  VLSID 2008»
15 years 10 months ago
Single Event Upset: An Embedded Tutorial
Abstract-- With the continuous downscaling of CMOS technologies, the reliability has become a major bottleneck in the evolution of the next generation systems. Technology trends su...
Fan Wang, Vishwani D. Agrawal
82
Voted
APPT
2009
Springer
15 years 4 months ago
A Fast Scheme to Investigate Thermal-Aware Scheduling Policy for Multicore Processors
Abstract. With more cores integrated into one single chip, the overall power consumption from the multiple concurrent running programs increases dramatically in a CMP processor whi...
Liqiang He, Cha Narisu
68
Voted
ISCA
2007
IEEE
128views Hardware» more  ISCA 2007»
15 years 3 months ago
Performance and security lessons learned from virtualizing the alpha processor
Virtualization has become much more important throughout the computer industry both to improve security and to support multiple workloads on the same hardware with effective isola...
Paul A. Karger