Sciweavers

71 search results - page 9 / 15
» SEP: Simulation framework to evaluate digital hardware archi...
Sort
View
SBCCI
2003
ACM
135views VLSI» more  SBCCI 2003»
15 years 4 months ago
Modeling a Reconfigurable System for Computing the FFT in Place via Rewriting-Logic
The growing adoption of reconfigurable architectures opens new implementation alternatives and creates new design challenges. In the case of dynamically reconfigurable architectur...
Mauricio Ayala-Rincón, Rodrigo B. Nogueira,...
HIPEAC
2005
Springer
15 years 5 months ago
A Single (Unified) Shader GPU Microarchitecture for Embedded Systems
We present and evaluate the TILA-rin GPU microarchitecture for embedded systems using the ATTILA GPU simulation framework. We use a trace from an execution of the Unreal Tournament...
Victor Moya Del Barrio, Carlos González, Jo...
ISCA
2011
IEEE
225views Hardware» more  ISCA 2011»
14 years 3 months ago
FlexBulk: intelligently forming atomic blocks in blocked-execution multiprocessors to minimize squashes
Blocked-execution multiprocessor architectures continuously run atomic blocks of instructions — also called Chunks. Such architectures can boost both performance and software pr...
Rishi Agarwal, Josep Torrellas
HPCA
2006
IEEE
16 years 12 hour ago
Phase characterization for power: evaluating control-flow-based and event-counter-based techniques
Computer systems increasingly rely on dynamic, phasebased system management techniques, in which system hardware and software parameters may be altered or tuned at runtime for dif...
Canturk Isci, Margaret Martonosi
SASN
2006
ACM
15 years 5 months ago
Attack-resilient hierarchical data aggregation in sensor networks
In a large sensor network, in-network data aggregation, i.e., combining partial results at intermediate nodes during message routing, significantly reduces the amount of communic...
Sankardas Roy, Sanjeev Setia, Sushil Jajodia