314 search results - page 20 / 63 » Sanity Checks in Formal Verification |
124
click to vote
FSEN
2009
Springer
15 years 5 months ago
2009
Springer
This note aims at providing a concise and precise Travellers Guide, Phrase Book or Reference Manual to the timed automata modeling formalism introduced by Alur and Dill [7, 8]. The...
124
Voted
PTS
2000
15 years 3 months ago
2000
We present a formal approach to check the correctness and to propose corrections of hand-written test suites with respect to a formal specification of the protocol implementations ...
93
Voted
ISCAS
2003
IEEE
15 years 7 months ago
2003
IEEE
In modern System-on-Chip (SoC) designs verification becomes the major bottleneck. Since by using state-of-theart techniques complete designs cannot be fully formally verified, it ...
119
click to vote
JOT
2008
15 years 1 months ago
2008
We present, in this paper, a framework supporting a formal verification of concurrent UML models using the Maude language. We consider both static and dynamic features of concurre...
156
click to vote
CIBSE
2008
ACM
15 years 3 months ago
2008
ACM
Abstract. Software testing is an expensive and time-consuming activity; it is also error-prone due to human factors. But, it still is the most common effort used in the software in...