Sciweavers

58 search results - page 5 / 12
» Scalable Value-Cache Based Compression Schemes for Multiproc...
Sort
View
ICIP
2006
IEEE
15 years 11 months ago
A Lifting-Based Wavelet Transform Supporting Non-Dyadic Spatial Scalability
In subband image and video compression, the issue of dyadic spatial scalability with a downsizing ratio of 2:1 has already been widely investigated. In some application scenarios,...
Ruiqin Xiong, Jizheng Xu, Feng Wu
VLDB
2001
ACM
149views Database» more  VLDB 2001»
15 years 2 months ago
Cache-Conscious Concurrency Control of Main-Memory Indexes on Shared-Memory Multiprocessor Systems
Recent research addressed the importance of optimizing L2 cache utilization in the design of main memory indexes and proposed the so-called cache-conscious indexes such as the CSB...
Sang Kyun Cha, Sangyong Hwang, Kihong Kim, Keunjoo...
MASCOTS
2007
14 years 11 months ago
A Novel Flow Control Scheme for Best Effort Traffic in NoC Based on Source Rate Utility Maximization
—Advances in semiconductor technology, has enabled designers to put complex, massively parallel multiprocessor systems on a single chip. Network on Chip (NoC) that supports high ...
Mohammad Sadegh Talebi, Fahimeh Jafari, Ahmad Khon...
MM
2005
ACM
67views Multimedia» more  MM 2005»
15 years 3 months ago
Power-aware bandwidth and stereo-image scalable audio decoding
We propose a new workload-scalable audio decoding scheme that would enable users to control the tradeoff between playback quality and power consumption in battery-powered portable...
Wendong Huang, Ye Wang, Samarjit Chakraborty
ICPADS
1994
IEEE
15 years 1 months ago
Delayed Precise Invalidation - A Software Cache Coherence Scheme
: Software cache coherence schemes are very desirable in the design of scalable multiprocessors and massively parallel processors. The authors propose a software cache coherence sc...
T.-S. Hwang, C.-P. Chung