Sciweavers

162 search results - page 13 / 33
» Scalable and reliable communication for hardware transaction...
Sort
View
IEEEPACT
2007
IEEE
15 years 4 months ago
The OpenTM Transactional Application Programming Interface
Transactional Memory (TM) simplifies parallel programming by supporting atomic and isolated execution of user-identified tasks. To date, TM programming has required the use of l...
Woongki Baek, Chi Cao Minh, Martin Trautmann, Chri...
ICC
2007
IEEE
108views Communications» more  ICC 2007»
15 years 4 months ago
A Novel Multiple Description Scalable Speech Codec Based on Sinusoidal Model
—Robust and flexible speech codecs are required more and more by speech communication over unreliable and heterogeneous channels such as the internet. In this paper, a novel mult...
Yue Lang, Shenghui Zhao, Jingming Kuang
ASPLOS
1996
ACM
15 years 2 months ago
Synchronization and Communication in the T3E Multiprocessor
This paper describes the synchronization and communication primitives of the Cray T3E multiprocessor, a shared memory system scalable to 2048 processors. We discuss what we have l...
Steven L. Scott
ISQED
2006
IEEE
90views Hardware» more  ISQED 2006»
15 years 3 months ago
Transaction Level Error Susceptibility Model for Bus Based SoC Architectures
System on Chip architectures have traditionally relied upon bus based interconnect for their communication needs. However, increasing bus frequencies and the load on the bus calls...
Ing-Chao Lin, Suresh Srinivasan, Narayanan Vijaykr...
DATE
2009
IEEE
88views Hardware» more  DATE 2009»
15 years 4 months ago
Latency criticality aware on-chip communication
—Packet-switched interconnect fabric is a promising on-chip communication solution for many-core architectures. It offers high throughput and excellent scalability for on-chip da...
Zheng Li, Jie Wu, Li Shang, Robert P. Dick, Yihe S...