Sciweavers

162 search results - page 6 / 33
» Scalable and reliable communication for hardware transaction...
Sort
View
SIGOPSE
1996
ACM
15 years 1 months ago
How to scale transactional storage systems
Applications of the future will need to support large numbers of clients and will require scalable storage systems that allow state to be shared reliably. Recent research in distr...
Liuba Shrira, Barbara Liskov, Miguel Castro, Atul ...
IPPS
2010
IEEE
14 years 7 months ago
Efficient hardware support for the Partitioned Global Address Space
We present a novel architecture of a communication engine for non-coherent distributed shared memory systems. The shared memory is composed by a set of nodes exporting their memory...
Holger Fröning, Heiner Litz
IEEEPACT
2006
IEEE
15 years 3 months ago
Testing implementations of transactional memory
Transactional memory is an attractive design concept for scalable multiprocessors because it offers efficient lock-free synchronization and greatly simplifies parallel software....
Chaiyasit Manovit, Sudheendra Hangal, Hassan Chafi...
ISCA
2009
IEEE
230views Hardware» more  ISCA 2009»
15 years 4 months ago
Architecting phase change memory as a scalable dram alternative
Memory scaling is in jeopardy as charge storage and sensing mechanisms become less reliable for prevalent memory technologies, such as DRAM. In contrast, phase change memory (PCM)...
Benjamin C. Lee, Engin Ipek, Onur Mutlu, Doug Burg...
ICCD
2006
IEEE
94views Hardware» more  ICCD 2006»
15 years 6 months ago
Reliability Support for On-Chip Memories Using Networks-on-Chip
— As the geometries of the transistors reach the physical limits of operation, one of the main design challenges of Systems-on-Chips (SoCs) will be to provide dynamic (run-time) ...
Federico Angiolini, David Atienza, Srinivasan Mura...