Sciweavers

162 search results - page 9 / 33
» Scalable and reliable communication for hardware transaction...
Sort
View
MICRO
1997
IEEE
108views Hardware» more  MICRO 1997»
15 years 2 months ago
Improving the Accuracy and Performance of Memory Communication Through Renaming
As processors continue to exploit more instruction level parallelism, a greater demand is placed on reducing the e ects of memory access latency. In this paper, we introduce a nov...
Gary S. Tyson, Todd M. Austin
OOPSLA
2009
Springer
15 years 4 months ago
Scalable nonblocking concurrent objects for mission critical code
The high degree of complexity and autonomy of future robotic space missions, such as Mars Science Laboratory (MSL), poses serious challenges in assuring their reliability and efï¬...
Damian Dechev, Bjarne Stroustrup
ASPLOS
2009
ACM
15 years 10 months ago
Maximum benefit from a minimal HTM
A minimal, bounded hardware transactional memory implementation significantly improves synchronization performance when used in an operating system kernel. We add HTM to Linux 2.4...
Owen S. Hofmann, Christopher J. Rossbach, Emmett W...
CASCON
1997
74views Education» more  CASCON 1997»
14 years 11 months ago
A high performance get-put interface for ATM communications
This paper describes the implementation of a reliable Get-Put interface written for a distributed memory environment. The asynchronous semantics of the Put as well as the split tr...
Ronald Mraz, Edward Nowicki, Mathew Thoennes
ICPP
2009
IEEE
14 years 7 months ago
A Resource Optimized Remote-Memory-Access Architecture for Low-latency Communication
This paper introduces a new highly optimized architecture for remote memory access (RMA). RMA, using put and get operations, is a one-sided communication function which amongst ot...
Mondrian Nüssle, Martin Scherer, Ulrich Br&uu...