Sciweavers

191 search results - page 27 / 39
» Scalable motion vector coding
Sort
View
ICIP
2000
IEEE
15 years 11 months ago
Simultaneous Motion Estimation and Resolution Enhancement of Compressed low Resolution Video
In this work we propose an iterative algorithm for simultaneously estimating the motion field and high resolution frames from a compressed low resolution video sequence. The algor...
Javier Mateos, Aggelos K. Katsaggelos, Rafael Moli...
ICIP
2000
IEEE
15 years 11 months ago
Performance Analysis of an H.263 Video Encoder for VIRAM
VIRAM (Vector Intelligent Random Access Memory) is a vector architecture processor with embedded memory, designed for portable multimedia processing devices. Its vector processing...
Thinh P. Q. Nguyen, Avideh Zakhor, Katherine A. Ye...
ISCAS
2005
IEEE
96views Hardware» more  ISCAS 2005»
15 years 3 months ago
Stereo video coding system with hybrid coding based on joint prediction scheme
— Stereo video systems require double bandwidth and more than twice computational complexity relative to monovideo systems. Thus, An efficient coding scheme is necessary for tra...
Li-Fu Ding, Shao-Yi Chien, Yu-Wen Huang, Yu-Lin Ch...
ACIVS
2005
Springer
15 years 3 months ago
Reduced-Bit, Full Search Block-Matching Algorithms and Their Hardware Realizations
Abstract. The Full Search Block-Matching Motion Estimation (FSBME) algorithm is often employed in video coding for its regular dataflow and straightforward architectures. By iterat...
Vincent M. Dwyer, Shahrukh Agha, Vassilios A. Chou...
CODES
2009
IEEE
14 years 11 months ago
A scalable parallel H.264 decoder on the cell broadband engine architecture
The H.264 video codec provides exceptional video compression while imposing dramatic increases in computational complexity over previous standards. While exploiting parallelism in...
Michael A. Baker, Pravin Dalale, Karam S. Chatha, ...