Sciweavers

770 search results - page 118 / 154
» Scalable stochastic processors
Sort
View
HPCA
2008
IEEE
15 years 10 months ago
An OS-based alternative to full hardware coherence on tiled CMPs
The interconnect mechanisms (shared bus or crossbar) used in current chip-multiprocessors (CMPs) are expected to become a bottleneck that prevents these architectures from scaling...
Christian Fensch, Marcelo Cintra
HPCA
2007
IEEE
15 years 10 months ago
Evaluating MapReduce for Multi-core and Multiprocessor Systems
This paper evaluates the suitability of the MapReduce model for multi-core and multi-processor systems. MapReduce was created by Google for application development on data-centers...
Colby Ranger, Ramanan Raghuraman, Arun Penmetsa, G...
SIGMOD
2006
ACM
162views Database» more  SIGMOD 2006»
15 years 10 months ago
Efficient query processing in geographic web search engines
Geographic web search engines allow users to constrain and order search results in an intuitive manner by focusing a query on a particular geographic region. Geographic search tec...
Yen-Yu Chen, Torsten Suel, Alexander Markowetz
ASPLOS
2010
ACM
15 years 4 months ago
Dynamically replicated memory: building reliable systems from nanoscale resistive memories
DRAM is facing severe scalability challenges in sub-45nm technology nodes due to precise charge placement and sensing hurdles in deep-submicron geometries. Resistive memories, suc...
Engin Ipek, Jeremy Condit, Edmund B. Nightingale, ...
TEI
2010
ACM
158views Hardware» more  TEI 2010»
15 years 4 months ago
ChainMail: a configurable multimodal lining to enable sensate surfaces and interactive objects
The ChainMail system is a scalable electronic sensate skin that is designed as a dense sensor network. ChainMail is built from small (1”x1”) rigid circuit boards attached to t...
Behram F. T. Mistree, Joseph A. Paradiso