433 search results - page 18 / 87 » Scale in Chip Interconnect requires Network Technology |
104
Voted
DAC
2006
ACM
15 years 10 months ago
2006
ACM
Increasing resistivity of copper with scaling and rising demands on current density requirements are driving the need to identify new wiring solutions for deep nanometer scale VLS...
ISVLSI
2006
IEEE
15 years 3 months ago
2006
IEEE
Network-on-Chip (NoC) proposes networks to replace buses as a scalable global communication interconnect for future SoC designs. However, a bus is very efficient in broadcasting....
100
click to vote
CODES
2003
IEEE
15 years 2 months ago
2003
IEEE
Ever increasing complexity and heterogeneity of SoC platforms require diversified on-chip communication schemes beyond the currently omnipresent shared bus architectures. To prev...
MICRO
2009
IEEE
15 years 4 months ago
2009
IEEE
As technology scaling drives the number of processor cores upward, current on-chip routers consume substantial portions of chip area and power budgets. Since existing research has...
ASYNC
2005
IEEE
15 years 3 months ago
2005
IEEE
Networks on Chip that can guarantee Quality of Service (QNoC) are based on special routers that can support multiple service levels. GALS SoCs call for asynchronous NoC implementa...