433 search results - page 41 / 87 » Scale in Chip Interconnect requires Network Technology |
HOTI
2005
IEEE
15 years 3 months ago
2005
IEEE
Memory systems for conventional large-scale computers provide only limited bytes/s of data bandwidth when compared to their flop/s of instruction execution rate. The resulting bo...
103
click to vote
VRML
1995
ACM
15 years 1 months ago
1995
ACM
Virtual environments (VEs) are a broad multidisciplinary research area that includes all aspects of computer science, virtual reality, virtual worlds, teleoperation and telepresenc...
FCCM
2005
IEEE
15 years 3 months ago
2005
IEEE
Just-in-time (JIT) compilation has been used in many applications to enable standard software binaries to execute on different underlying processor architectures. We previously in...
MICRO
2007
IEEE
15 years 4 months ago
2007
IEEE
Current on-chip block-centric memory hierarchies exploit access patterns at the fine-grain scale of small blocks. Several recently proposed techniques for coherence traffic reduct...
101
click to vote
LCTRTS
2010
Springer
14 years 7 months ago
2010
Springer
Chip multiprocessors (CMPs) are expected to be the building blocks for future computer systems. While architecting these emerging CMPs is a challenging problem on its own, program...