Sciweavers

433 search results - page 43 / 87
» Scale in Chip Interconnect requires Network Technology
Sort
View
ISCA
2008
IEEE
101views Hardware» more  ISCA 2008»
14 years 9 months ago
Scalability in Analyzing the Availability of Large-Scale Networks using Multicast
The goal of this paper is to identify and discuss scalability issues for the measurement-based analysis of the availability in large-scale networks using IP multicast technology. ...
Falko Dressler
GLOBECOM
2008
IEEE
15 years 4 months ago
Terabit Ethernet: A Time-Space Carrier Sense Multiple Access Method
To achieve Terabit and Petabit switching, both time (high transmission speed) and space (multi-stage interconnection network) technologies are required. We propose an Ethernet for...
Joseph Y. Hui, David A. Daniel
DAGM
2009
Springer
15 years 4 months ago
Real-Time GPU-Based Voxel Carving with Systematic Occlusion Handling
Abstract. We present an approach to compute the visual hulls of multiple people in real-time in the presence of occlusions. We prove that the resulting visual hulls are correct and...
Alexander Schick, Rainer Stiefelhagen
ISPASS
2007
IEEE
15 years 4 months ago
Modeling and Characterizing Power Variability in Multicore Architectures
Parameter variation due to manufacturing error will be an unavoidable consequence of technology scaling in future generations. The impact of random variation in physical factors s...
Ke Meng, Frank Huebbers, Russ Joseph, Yehea I. Ism...
CCECE
2006
IEEE
15 years 3 months ago
QOS Driven Network-on-Chip Design for Real Time Systems
Real Time embedded system designers are facing extreme challenges in underlying architectural design selection. It involves the selection of a programmable, concurrent, heterogene...
Ankur Agarwal, Mehmet Mustafa, Abhijit S. Pandya