Sciweavers

433 search results - page 48 / 87
» Scale in Chip Interconnect requires Network Technology
Sort
View
P2P
2006
IEEE
135views Communications» more  P2P 2006»
15 years 3 months ago
Ordered Slicing of Very Large-Scale Overlay Networks
Recently there has been an increasing interest to harness the potential of P2P technology to design and build rich environments where services are provided and multiple applicatio...
Márk Jelasity, Anne-Marie Kermarrec
DATE
2009
IEEE
215views Hardware» more  DATE 2009»
15 years 4 months ago
EMC-aware design on a microcontroller for automotive applications
In modern digital ICs, the increasing demand for performance and throughput requires operating frequencies of hundreds of megahertz, and in several cases exceeding the gigahertz r...
Patrice Joubert Doriol, Yamarita Villavicencio, Cr...
CASES
2009
ACM
15 years 4 months ago
Towards scalable reliability frameworks for error prone CMPs
As technology scales and the energy of computation continually approaches thermal equilibrium [1,2], parameter variations and noise levels will lead to larger error rates at vario...
Joseph Sloan, Rakesh Kumar
CORR
2006
Springer
136views Education» more  CORR 2006»
14 years 9 months ago
A Case for Peering of Content Delivery Networks
: The proliferation of Content Delivery Networks (CDN) reveals that existing content networks are owned and operated by individual companies. As a consequence, closed delivery netw...
Rajkumar Buyya, Al-Mukaddim Khan Pathan, James Bro...
CAL
2007
14 years 9 months ago
Logic-Based Distributed Routing for NoCs
—The design of scalable and reliable interconnection networks for multicore chips (NoCs) introduces new design constraints like power consumption, area, and ultra low latencies. ...
José Flich, José Duato