Sciweavers

433 search results - page 51 / 87
» Scale in Chip Interconnect requires Network Technology
Sort
View
INFOCOM
2008
IEEE
15 years 4 months ago
Cross-Layer Quality of Service Support for UWB Wireless Multimedia Sensor Networks
—Wireless Multimedia Sensor Networks (WMSNs) are networks of wirelessly interconnected devices that allow retrieving video and audio streams, still images, and scalar sensor data...
Tommaso Melodia, Ian F. Akyildiz
SLIP
2003
ACM
15 years 3 months ago
Error-correction and crosstalk avoidance in DSM busses
Aggressive process scaling and increasing clock rates have made crosstalk noise an important issue in VLSI design. Switching on adjacent wires on long bus lines can increase delay...
Ketan N. Patel, Igor L. Markov
CASES
2008
ACM
14 years 11 months ago
Efficiency and scalability of barrier synchronization on NoC based many-core architectures
Interconnects based on Networks-on-Chip are an appealing solution to address future microprocessor designs where, very likely, hundreds of cores will be connected on a single chip...
Oreste Villa, Gianluca Palermo, Cristina Silvano
DSN
2008
IEEE
14 years 11 months ago
An accurate flip-flop selection technique for reducing logic SER
The combination of continued technology scaling and increased on-chip transistor densities has made vulnerability to radiation induced soft errors a significant design concern. In...
Eric L. Hill, Mikko H. Lipasti, Kewal K. Saluja
VLSID
2008
IEEE
117views VLSI» more  VLSID 2008»
15 years 10 months ago
Single Event Upset: An Embedded Tutorial
Abstract-- With the continuous downscaling of CMOS technologies, the reliability has become a major bottleneck in the evolution of the next generation systems. Technology trends su...
Fan Wang, Vishwani D. Agrawal