Sciweavers

260 search results - page 30 / 52
» Scaling Server Selection Using a Multi-Broker Architecture
Sort
View
SCESM
2006
ACM
247views Algorithms» more  SCESM 2006»
15 years 7 months ago
Automating software architecture exploration with M2Aspects
An important step in the development of large-scale distributed reactive systems is the design of effective system architectures. The early availability of prototypes facilitates...
Ingolf H. Krüger, Gunny Lee, Michael Meisinge...
CASES
2006
ACM
15 years 7 months ago
Architecture and circuit techniques for low-throughput, energy-constrained systems across technology generations
Rising interest in the applications of wireless sensor networks has spurred research in the development of computing systems for lowthroughput, energy-constrained applications. Un...
Mark Hempstead, Gu-Yeon Wei, David Brooks
129
Voted
MICRO
2010
IEEE
242views Hardware» more  MICRO 2010»
14 years 11 months ago
ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory
Advanced Synchronization Facility (ASF) is an AMD64 hardware extension for lock-free data structures and transactional memory. It provides a speculative region that atomically exec...
Jae-Woong Chung, Luke Yen, Stephan Diestelhorst, M...
90
Voted
DAC
2008
ACM
16 years 2 months ago
DVFS in loop accelerators using BLADES
Hardware accelerators are common in embedded systems that have high performance requirements but must still operate within stringent energy constraints. To facilitate short time-t...
Ganesh S. Dasika, Shidhartha Das, Kevin Fan, Scott...
108
Voted
DATE
2010
IEEE
165views Hardware» more  DATE 2010»
15 years 7 months ago
Multicore soft error rate stabilization using adaptive dual modular redundancy
— The use of dynamic voltage and frequency scaling (DVFS) in contemporary multicores provides significant protection from unpredictable thermal events. A side effect of DVFS can ...
Ramakrishna Vadlamani, Jia Zhao, Wayne P. Burleson...