Sciweavers

1263 search results - page 28 / 253
» Scatter-Add in Data Parallel Architectures
Sort
View
ASPLOS
2006
ACM
15 years 8 months ago
Exploiting coarse-grained task, data, and pipeline parallelism in stream programs
As multicore architectures enter the mainstream, there is a pressing demand for high-level programming models that can effectively map to them. Stream programming offers an attrac...
Michael I. Gordon, William Thies, Saman P. Amarasi...
ICPP
1995
IEEE
15 years 5 months ago
The Application of Skewed-Associative Memories to Cache Only Memory Architectures
— Skewed-associative caches use several hash functions to reduce collisions in caches without increasing the associativity. This technique can increase the hit ratio of a cache w...
Henk L. Muller, Paul W. A. Stallard, David H. D. W...
137
Voted
MICRO
2010
IEEE
149views Hardware» more  MICRO 2010»
14 years 11 months ago
ReMAP: A Reconfigurable Heterogeneous Multicore Architecture
This paper presents ReMAP, a reconfigurable architecture geared towards accelerating and parallelizing applications within a heterogeneous CMP. In ReMAP, threads share a common rec...
Matthew A. Watkins, David H. Albonesi
ARCS
2004
Springer
15 years 7 months ago
Distributed and Parallel Data Mining on the Grid
Abstract: This paper presents the initial design and implementation of a Gridbased distributed and parallel data mining system. The Grid system, namely the Business Intelligence Gr...
Tianchao Li, Toni Bollinger
FPL
2008
Springer
116views Hardware» more  FPL 2008»
15 years 3 months ago
NOC architecture design for multi-cluster chips
For the next generation of multi-core processors, the onchip interconnection networks must be efficient to achieve high data throughput and performance. Moreover, these interconne...
Henrique C. Freitas, Philippe Olivier Alexandre Na...