Sciweavers

310 search results - page 3 / 62
» Scenario-based Validation of Embedded Systems
Sort
View
138
Voted
IFIP
2000
Springer
15 years 4 months ago
Test Case Design for the Validation of Component-Based Embedded Systems
The validation of functional and real-time requirements of control software for embedded systems is a difficult task. It usually needs the electronic control unit (ECU) and the co...
W. Fleisch
97
Voted
DAC
1997
ACM
15 years 5 months ago
Schedule Validation for Embedded Reactive Real-Time Systems
Task scheduling forreactive real time systems is a di cult problem due to tight constraints that the schedule must satisfy. A static priority scheme is proposed here that can be f...
Felice Balarin, Alberto L. Sangiovanni-Vincentelli
81
Voted
VLSID
2003
IEEE
91views VLSI» more  VLSID 2003»
16 years 1 months ago
High Level Modeling and Validation Methodologies for Embedded Systems: Bridging the Productivity Gap
Sandeep K. Shukla, Jean-Pierre Talpin, Stephen A. ...
114
Voted
DSD
2005
IEEE
116views Hardware» more  DSD 2005»
15 years 6 months ago
Validation of Embedded Systems Using Formal Method Aided Simulation
This paper proposes a validation approach, based on simulation, which addresses problems related to both state space explosion of formal methods and low coverage of informal metho...
Daniel Karlsson, Petru Eles, Zebo Peng
103
Voted
DATE
2008
IEEE
121views Hardware» more  DATE 2008»
15 years 7 months ago
Quantitative Evaluation in Embedded System Design: Validation of Multiprocessor Multithreaded Architectures
As levels of parallelism are becoming increasingly complex in multiprocessor architectures, GALS, and asynchronous circuits, methodologies and software tools are needed to verify ...
Nicolas Coste, Hubert Garavel, Holger Hermanns, Ri...