Sciweavers

310 search results - page 43 / 62
» Scenario-based Validation of Embedded Systems
Sort
View
RTAS
1999
IEEE
15 years 1 months ago
User Level Scheduling of Communicating Real-Time Tasks
Unique challenges are present when one tries to build distributed real-time applications using standard o -the-shelf systems which are in common use but are not necessarily design...
Chia Shen, Oscar González, Krithi Ramamrith...
ICCAD
2007
IEEE
88views Hardware» more  ICCAD 2007»
15 years 6 months ago
Extending systems-on-chip to the third dimension: performance, cost and technological tradeoffs
Abstract—Because of the today’s market demand for highperformance, high-density portable hand-held applications, electronic system design technology has shifted the focus from ...
Roshan Weerasekera, Li-Rong Zheng, Dinesh Pamunuwa...
ICCAD
2001
IEEE
84views Hardware» more  ICCAD 2001»
15 years 6 months ago
Stars in VCC: Complementing Simulation with Worst-Case Analysis
tems. STARS manipulates abstract representations of system components to obtain upper bounds on the number of various events in the system, as well as a bound on the response time....
Felice Balarin
EMSOFT
2008
Springer
14 years 11 months ago
Symbolic analysis for improving simulation coverage of Simulink/Stateflow models
Aimed at verifying safety properties and improving simulation coverage for hybrid systems models of embedded control software, we propose a technique that combines numerical simul...
Rajeev Alur, Aditya Kanade, S. Ramesh, K. C. Shash...
CASES
2005
ACM
14 years 11 months ago
SECA: security-enhanced communication architecture
In this work, we propose and investigate the idea of enhancing a System-on-Chip (SoC) communication architecture (the fabric that integrates system components and carries the comm...
Joel Coburn, Srivaths Ravi, Anand Raghunathan, Sri...