Sciweavers

1758 search results - page 333 / 352
» Schedule processes, not VCPUs
Sort
View
DATE
2010
IEEE
156views Hardware» more  DATE 2010»
15 years 11 months ago
Domain specific architecture for next generation wireless communication
—In order to solve the challenges in processor design for the next generation wireless communication systems, this paper first proposes a system level design flow for communicati...
Botao Zhang, Hengzhu Liu, Heng Zhao, Fangzheng Mo,...
ICTAI
2002
IEEE
15 years 11 months ago
Calculus of Variations in Discrete Space for Constrained Nonlinear Dynamic Optimization
In this paper, we propose new dominance relations that can speed up significantly the solution process of nonlinear constrained dynamic optimization problems in discrete time and...
Yixin Chen, Benjamin W. Wah
INFOCOM
2002
IEEE
15 years 11 months ago
Ultrafast Photonic Label Switch for Asynchronous Packets of Variable Length
- This paper describes new optical switching architectures supporting asynchronous variable-length packets. Output line contention is resolved by optical delay line buffers. By int...
Masayuki Murata, Ken-ichi Kitayama
ISCA
2002
IEEE
96views Hardware» more  ISCA 2002»
15 years 11 months ago
Dynamic Fine-Grain Leakage Reduction Using Leakage-Biased Bitlines
Leakage power is dominated by critical paths, and hence dynamic deactivation of fast transistors can yield large savings. We introduce metrics for comparing fine-grain dynamic de...
Seongmoo Heo, Kenneth C. Barr, Mark Hampton, Krste...
RTAS
2002
IEEE
15 years 11 months ago
Achieving End-to-end Predictability in the TAO Real-time CORBA ORB
End-to-end predictability of operations is essential for many fixed-priority distributed real-time and embedded (DRE) applications, such as command and control systems, manufactu...
Irfan Pyarali, Douglas C. Schmidt, Ron Cytron