Sciweavers

469 search results - page 75 / 94
» Scheduler Modeling Based on the Controller Synthesis Paradig...
Sort
View
VLSID
2006
IEEE
192views VLSI» more  VLSID 2006»
15 years 3 months ago
Beyond RTL: Advanced Digital System Design
This tutorial focuses on advanced techniques to cope with the complexity of designing modern digital chips which are complete systems often containing multiple processors, complex...
Shiv Tasker, Rishiyur S. Nikhil
CL
2010
Springer
14 years 9 months ago
SystemJ: A GALS language for system level design
In this paper we present the syntax, semantics, and compilation of a new system-level programming language called SystemJ. SystemJ is a multiclock language supporting the Globally...
Avinash Malik, Zoran Salcic, Partha S. Roop, Alain...
WCE
2007
14 years 10 months ago
On the Statistical Distribution of Stationary Segment Lengths of Road Vehicles Vibrations
— This paper presents an important outcome of a research programme which focuses on the development of a method for synthesizing, under controlled conditions in the laboratory, t...
Vincent Rouillard
72
Voted
WSC
2008
14 years 12 months ago
Coping with typical unpredictable incidents in a logic fab
Within the last months the semiconductor plant of Infineon in Dresden has converted to a pure manufacturer of logic products. With it, premises for production control have changed...
Wolfgang Scholl
QEST
2006
IEEE
15 years 3 months ago
Load Balancing for Performance Differentiation in Dual-Priority Clustered Servers
Size-based policies have been known to successfully balance load and improve performance in homogeneous cluster environments where a dispatcher assigns a job to a server strictly ...
Ningfang Mi, Qi Zhang, Alma Riska, Evgenia Smirni