Sciweavers

469 search results - page 9 / 94
» Scheduler Modeling Based on the Controller Synthesis Paradig...
Sort
View
JSSPP
1995
Springer
15 years 1 months ago
A Microeconomic Scheduler for Parallel Computers
We describe a scheduler based on the microeconomic paradigm for scheduling on-line a set of parallel jobs in a multiprocessor system. In addition to increasing the system throughpu...
Ion Stoica, Hussein M. Abdel-Wahab, Alex Pothen
DAC
1992
ACM
15 years 1 months ago
High Level Synthesis of Pipelined Instruction Set Processors and Back-End Compilers
Designing instruction set processors and constructing their compilers are mutually dependent tasks. Piper is a high level synthesis tool of ADAS which controls the hardware-softwa...
Ing-Jer Huang, Alvin M. Despain
DATE
1998
IEEE
68views Hardware» more  DATE 1998»
15 years 1 months ago
Scheduling of Conditional Process Graphs for the Synthesis of Embedded Systems
We present an approach to process scheduling based on an abstract graph representation which captures both dataflow and the flow of control. Target architectures consist of severa...
Petru Eles, Krzysztof Kuchcinski, Zebo Peng, Alexa...
COST
2007
Springer
276views Multimedia» more  COST 2007»
15 years 3 months ago
A Gesture-Based Concept for Speech Movement Control in Articulatory Speech Synthesis
An articulatory speech synthesizer comprising a three-dimensional vocal tract model and a gesture-based concept for control of articulatory movements is introduced and discussed in...
Bernd J. Kröger, Peter Birkholz
ISSS
2002
IEEE
127views Hardware» more  ISSS 2002»
15 years 2 months ago
Dynamic Common Sub-Expression Elimination during Scheduling in High-Level Synthesis
We introduce a new approach, “Dynamic Common Sub-expression Elimination (CSE)”, that dynamically eliminates common sub- expressions based on new opportunities created during s...
Alexandru Nicolau, Nikil D. Dutt, Rajesh Gupta, Ni...