Sciweavers

628 search results - page 79 / 126
» Scheduling Algorithm with Potential Behaviors
Sort
View
FMCAD
2009
Springer
15 years 6 months ago
Scaling VLSI design debugging with interpolation
—Given an erroneous design, functional verification returns an error trace exhibiting a mismatch between the specification and the implementation of a design. Automated design ...
Brian Keng, Andreas G. Veneris
AAAI
2006
15 years 1 months ago
Contingent Planning with Goal Preferences
The importance of the problems of contingent planning with actions that have non-deterministic effects and of planning with goal preferences has been widely recognized, and severa...
Dmitry Shaparau, Marco Pistore, Paolo Traverso
CODES
2007
IEEE
15 years 6 months ago
Three-dimensional multiprocessor system-on-chip thermal optimization
3D stacked wafer integration has the potential to improve multiprocessor system-on-chip (MPSoC) integration density, performance, and power efficiency. However, the power density...
Chong Sun, Li Shang, Robert P. Dick
SIGECOM
2010
ACM
173views ECommerce» more  SIGECOM 2010»
15 years 1 days ago
Approximating pure nash equilibrium in cut, party affiliation, and satisfiability games
Cut games and party affiliation games are well-known classes of potential games. Schaffer and Yannakakis showed that computing pure Nash equilibrium in these games is PLScomplete....
Anand Bhalgat, Tanmoy Chakraborty, Sanjeev Khanna
ISLPED
2003
ACM
155views Hardware» more  ISLPED 2003»
15 years 5 months ago
Low-power high-level synthesis for FPGA architectures
This paper addresses two aspects of low-power design for FPGA circuits. First, we present an RT-level power estimator for FPGAs with consideration of wire length. The power estima...
Deming Chen, Jason Cong, Yiping Fan