Sciweavers

311 search results - page 29 / 63
» Scheduling for Reduced CPU Energy
Sort
View
PPOPP
2005
ACM
15 years 7 months ago
Using multiple energy gears in MPI programs on a power-scalable cluster
Recently, system architects have built low-power, high-performance clusters, such as Green Destiny. The idea behind these clusters is to improve the energy efficiency of nodes. H...
Vincent W. Freeh, David K. Lowenthal
VLSID
2009
IEEE
143views VLSI» more  VLSID 2009»
16 years 2 months ago
SACR: Scheduling-Aware Cache Reconfiguration for Real-Time Embedded Systems
Dynamic reconfiguration techniques are widely used for efficient system optimization. Dynamic cache reconfiguration is a promising approach for reducing energy consumption as well...
Weixun Wang, Prabhat Mishra, Ann Gordon-Ross
VTC
2008
IEEE
125views Communications» more  VTC 2008»
15 years 8 months ago
A Bio-Inspired Scheduling Scheme for Wireless Sensor Networks
— Sensor networks with a large amount of sensor nodes usually have high redundancy in sensing coverage. The network lifetime can be further extended by proper scheduling and putt...
Chi-Tsun Cheng, Chi Kong Tse, Francis C. M. Lau
CF
2005
ACM
15 years 3 months ago
An efficient wakeup design for energy reduction in high-performance superscalar processors
In modern superscalar processors, the complex instruction scheduler could form the critical path of the pipeline stages and limit the clock cycle time. In addition, complex schedu...
Kuo-Su Hsiao, Chung-Ho Chen
DAC
2004
ACM
16 years 2 months ago
Off-chip latency-driven dynamic voltage and frequency scaling for an MPEG decoding
This paper describes a dynamic voltage and frequency scaling (DVFS) technique for MPEG decoding to reduce the energy consumption using the computational workload decomposition. Th...
Kihwan Choi, Ramakrishna Soma, Massoud Pedram