Sciweavers

59 search results - page 5 / 12
» Segmented Addressable Scan Architecture
Sort
View
VLSID
2008
IEEE
138views VLSI» more  VLSID 2008»
16 years 5 months ago
Memory Architecture Exploration Framework for Cache Based Embedded SOC
Today's feature-rich multimedia products require embedded system solution with complex System-on-Chip (SoC) to meet market expectations of high performance at a low cost and l...
T. S. Rajesh Kumar, C. P. Ravikumar, R. Govindaraj...
NLE
2008
118views more  NLE 2008»
15 years 4 months ago
Part-of-speech tagging of Modern Hebrew text
Words in Semitic texts often consist of a concatenation of word segments, each corresponding to a Part-of-Speech (POS) category. Semitic words may be ambiguous with regard to thei...
Roy Bar-Haim, Khalil Sima'an, Yoad Winter
SIMPRA
2011
14 years 11 months ago
Virtual segment: Store-carry-forward relay-based support for wide-area non-real-time data exchange
—In the Internet of the future, a flexible, dynamic combination of wireless and wired access networks is expected to be a key driver for enlarging the broadband communication se...
Shinya Yamamura, Akira Nagata, Masato Tsuru, Hitom...
VLSID
2007
IEEE
206views VLSI» more  VLSID 2007»
16 years 5 months ago
MAX: A Multi Objective Memory Architecture eXploration Framework for Embedded Systems-on-Chip
Today's feature-rich multimedia products require embedded system solution with complex System-on-Chip (SoC) to meet market expectations of high performance at a low cost and l...
T. S. Rajesh Kumar, C. P. Ravikumar, R. Govindaraj...
DSN
2005
IEEE
15 years 10 months ago
Checking Array Bound Violation Using Segmentation Hardware
The ability to check memory references against their associated array/buffer bounds helps programmers to detect programming errors involving address overruns early on and thus avo...
Lap-Chung Lam, Tzi-cker Chiueh