Sciweavers

605 search results - page 108 / 121
» Self-Timed Architecture of a Reduced Instruction Set Compute...
Sort
View
ACSD
2009
IEEE
118views Hardware» more  ACSD 2009»
15 years 4 months ago
Verifying Deadlock- and Livelock Freedom in an SOA Scenario
In a service-oriented architecture (SOA), a service broker assigns a previously published service (stored in a service registry) to a service requester. It is desirable for the co...
Karsten Wolf, Christian Stahl, Janine Ott, Robert ...
IEEEPACT
2009
IEEE
15 years 4 months ago
Data Layout Transformation for Enhancing Data Locality on NUCA Chip Multiprocessors
—With increasing numbers of cores, future CMPs (Chip Multi-Processors) are likely to have a tiled architecture with a portion of shared L2 cache on each tile and a bankinterleave...
Qingda Lu, Christophe Alias, Uday Bondhugula, Thom...
LCN
2003
IEEE
15 years 3 months ago
Scheduling Nodes in Wireless Sensor Networks: A Voronoi Approach
A wireless sensor network is a special kind of ad-hoc network with distributed sensing and processing capability that can be used in a wide range of applications, such as environm...
Marcos Augusto M. Vieira, Luiz Filipe M. Vieira, L...
IPPS
1999
IEEE
15 years 2 months ago
PM-PVM: A Portable Multithreaded PVM
PM-PVM is a portable implementation of PVM designed to work on SMP architectures supporting multithreading. PM-PVM portability is achieved through the implementation of the PVM fu...
Claudio M. P. Santos, Júlio S. Aude
EUROPAR
2004
Springer
15 years 1 months ago
Efficient Parallel Hierarchical Clustering
Hierarchical agglomerative clustering (HAC) is a common clustering method that outputs a dendrogram showing all N levels of agglomerations where N is the number of objects in the d...
Manoranjan Dash, Simona Petrutiu, Peter Scheuerman...