605 search results - page 36 / 121 » Self-Timed Architecture of a Reduced Instruction Set Compute... |
101
click to vote
CAL
2002
14 years 9 months ago
2002
Abstract-- Computer architects must determine how to most effectively use finite computational resources when running simulations to evaluate new architectural ideas. To facilitate...
CORR
2010
Springer
14 years 10 months ago
2010
Springer
Now a days, power has become a primary consideration in hardware design, and is critical in computer systems especially for portable devices with high performance and more functio...
IPPS
1996
IEEE
15 years 1 months ago
1996
IEEE
Multiple instruction issue processors place high demands on register file bandwidth. One solution to reduce this bottleneck is the use of multiple register files. Register allocat...
ARITH
2001
IEEE
15 years 1 months ago
2001
IEEE
The Instruction Set Architecture (ISA) of a programmable processor is the native languageof the machine. It defines the set of operations and resourcesthat are optimized for that ...
ISCC
2009
IEEE
15 years 4 months ago
2009
IEEE
Reconfigurable computing is one of the most recent research topics in computer science. The Altera™ Nios II soft-core processor can be included in a large set of reconfigurable ...