Sciweavers

605 search results - page 48 / 121
» Self-Timed Architecture of a Reduced Instruction Set Compute...
Sort
View
IPPS
2008
IEEE
15 years 4 months ago
DC-SIMD : Dynamic communication for SIMD processors
SIMD (single instruction multiple data)-type processors have been found very efficient in image processing applications, because their repetitive structure is able to exploit the...
Raymond Frijns, Hamed Fatemi, Bart Mesman, Henk Co...
C5
2003
IEEE
15 years 3 months ago
A Conceptual Framework for Learning Experience Design
This paper describes our approach of utilizing a computational environment to apply a learner’s learning process as a first class object. With this approach, the learner’s le...
Kumiyo Nakakoji, Kazuaki Yamada, Yasuhiro Yamamoto...
ENTCS
2007
108views more  ENTCS 2007»
14 years 9 months ago
Simulating and Compiling Code for the Sequential Quantum Random Access Machine
We present the SQRAM architecture for quantum computing, which is based on Knill’s QRAM model. We detail a suitable instruction set, which implements a universal set of quantum ...
Rajagopal Nagarajan, Nikolaos Papanikolaou, David ...
HPCA
2005
IEEE
15 years 10 months ago
A Small, Fast and Low-Power Register File by Bit-Partitioning
A large multi-ported register file is indispensable for exploiting instruction level parallelism (ILP) in today's dynamically scheduled superscalar processors. The number of ...
Masaaki Kondo, Hiroshi Nakamura
ICCD
2004
IEEE
97views Hardware» more  ICCD 2004»
15 years 6 months ago
Runtime Execution Monitoring (REM) to Detect and Prevent Malicious Code Execution
1 Many computer security threats involve execution of unauthorized foreign code on the victim computer. Viruses, network and email worms, Trojan horses, backdoor programs used in ...
A. Murat Fiskiran, Ruby B. Lee