Sciweavers

605 search results - page 67 / 121
» Self-Timed Architecture of a Reduced Instruction Set Compute...
Sort
View
DATE
2009
IEEE
135views Hardware» more  DATE 2009»
15 years 4 months ago
Heterogeneous coarse-grained processing elements: A template architecture for embedded processing acceleration
Reconfigurable Architectures are good candidates for application accelerators that cannot be set in stone at production time. FPGAs however, often suffer from the area and perfor...
Giovanni Ansaloni, Paolo Bonzini, Laura Pozzi
DAC
2009
ACM
15 years 2 months ago
Xquasher: a tool for efficient computation of multiple linear expressions
— Digital signal processing applications often require the computation of linear systems. These computations can be considerably expensive and require optimizations for lower pow...
Arash Arfaee, Ali Irturk, Nikolay Laptev, Farzan F...
GRID
2008
Springer
14 years 10 months ago
Market-oriented Grids and Utility Computing: The State-of-the-art and Future Directions
Traditional resource management techniques (resource allocation, admission control and scheduling) have been found to be inadequate for many shared Grid and distributed systems th...
James Broberg, Srikumar Venugopal, Rajkumar Buyya
DSN
2007
IEEE
15 years 1 months ago
Augmenting Branch Predictor to Secure Program Execution
Although there are various ways to exploit software vulnerabilities for malicious attacks, the attacks always result in unexpected behavior in program execution, deviating from wh...
Yixin Shi, Gyungho Lee
HPCA
2005
IEEE
15 years 10 months ago
On the Limits of Leakage Power Reduction in Caches
If current technology scaling trends hold, leakage power dissipation will soon become the dominant source of power consumption in high performance processors. Caches, due to the f...
Yan Meng, Timothy Sherwood, Ryan Kastner